

(An ISO 3297: 2007 Certified Organization) Vol. 5, Issue 12, December 2016

A Novel Architecture for Matching of Data Encoded with an Error-Correcting-Codes Technique

G.L.Prasanna¹, Ch.Vijaya Sree²

PG Student [VLSI], Dept. of ECE, Swamy Vivekanda Engineering College, Bobbili, Andhra Pradesh, India¹

Assistant Professor, Dept .of ECE, Swamy Vivekananda Engineering College, Bobbili, Andhra Pradesh, India²

ABSTRACT: To reduce latency and complexity a new architecture for matching the data protected with an errorcorrecting code (ECC). ECC is usually represented in a systematic form consisting of the raw data and the parity information generated by encoding, the proposed architecture parallelizes the comparison of the data and that of the parity information. A new butterfly-formed weight accumulator (BWA) is proposed for the efficient computation of the Hamming distance for reduce delay and complexity. BWA, the proposed architecture examines whether the incoming data matches the stored data if a certain number of erroneous bits are corrected. For a (40, 33) code, the proposed architecture reduces the latency and the hardware complexity by 32% and 9%, respectively, compared with the most recent implementation.

KEYWORDS: Data comparison, error-correcting codes (ECCs), Ham-ming distance, systematic codes, tag matching.

I. INTRODUCTION

Data comparison circuit is a logic that has many applications in a computing system. For example, to check whether a piece of information is in a cache, the address of the information in the memory is compared to all cache tags in the same set that might contain that address. Another place that uses a data comparison circuit is in the translation look-aside buffer (TLB) unit. TLB is used to speed up virtual to physical address translation.Error correcting codes (ECCs) are widely used in modern microprocessors to enhance the reliability and data integrity of their memory structures. Several error detecting codes (EDCs) and error correcting codes (ECCs) have been proposed so far to improve cache reliability. They range from the simple parity check code to the more complex Single Error Correcting/Double Error Detecting (SEC/DED) ECC (used to protect the L2 and L3 caches in the Itanium microprocessor.

It is widely used in computing systems to performmany operations such as the tag matching in a cache memory and thevirtual-to-physical address translation in a translation lookaside buffer(TLB). Because of such prevalence, it is important to implement thecomparison circuit with low hardware complexity. Besides, the datacomparison usually resides in the critical path of the components that are devised to increase the system performance, e.g., caches and TLBs, whose outputs determine the flow of the succeeding operations in a pipeline. The circuit, therefore, must be designed to have as low latency as possible, or the components will be disqualified from serving as accelerators and the overall performance of the whole system would be severely deteriorated. Thus, it becomes much harder to meet the above design constraints. Despite the need for sophisticated designs as described, the works that cope with the problem are not widely known in the literature since it has been usually treated within industries for their products. Recently, however, triggered the attraction of more and more attentions from the academic field.

II. EXISTING METHOD

A. DATA COMPARISION METHODS

i. Decode-And-Compare Architecture

This describes the conventional decode-and-compare architecture.Let us consider a cache memory where a k-bit tag is stored in the form of an n-bit codeword after being encoded by a (n, k) code.In the decode-and-compare architecture,the



(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 12, December 2016

n-bit retrieved codeword should first be decoded to extract the original k-bit tag. The extracted k-bit tag is then compared with the k-bit tag field of an incoming address to determine whether the tags are matched or not. As the retrieved codeword should go through the decoder before being compared with the incoming tag, the critical path is too long to be employed in a practical cache system designed for high-speed access.

ii. Direct Compare Method

Direct compare method is one of the most recent solutions for the matching problem. The direct compare method encodes the incoming data and then compares it with the retrieved data that has been encoded as well. Therefore, the method eliminates the complex decoding from the critical path.

iii. Sa-Based Approach

SA-based approach is the one where a special counter is constructed with an additional` building block called saturating adder (SA). The SA-based direct compare architecture reduces the latency and hardware complexity by resolving the aforementioned drawbacks.

B. ADVANCED DATA COMPARISION METHODS

a. DMC Encoding

Because of high-speed caches and main memories, which are prone to soft errors, error correcting codes are used in the design and, more recently, in the design of onchip memories. For the encoding Decimal matrix code (DMC) is proposed to assure reliability in the presence of MCUs with reduced performance overheads, and a 4-bit word is encoded based on the proposed technique.

First, during the encoding process, information bits i are fed to the DMC encoder, and then the horizontal redundant bits H and vertical redundant bits V are obtained from the DMC encoder. When the encoding redundant bits V are obtained by xor operation among the bits per column.

It should be noted that both divide-symbol and arrange-matrix are implemented in logical instead of in physical. Therefore, the proposed DMC does not require changing the physical structure of the memory.

B. XOR BANK

Xor bank represents the array of bit-wise comparators (exclusive OR gates). It performs XOR operations for every pair of bits in X and Y so as to generate a vector representing the bitwise difference of the two codewords. The output from the XOR bank is then fed into BWA consisting of half adders (HAs). The numbers of 1's are accumulated by passing the value through the BWA.



FIGURE 1: XOR bank structure for (8,4) code

III. PROPOSED ARCHITECTURE

A. BUTTERFLY FORMED WEIGHT ACCUMULATOR

The proposed architecture grounded on the data path design is given below. It contains multiple butterfly-formed weight accumulators (BWAs) proposed to improve the latency and complexity of the Hamming distance computation. The basic function of the BWA is to count the number of 1's among its input bits.



(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 12, December 2016

The proposed architecture consists of multiple stages of HAs as shown in figure where each output bit of a HA is associated with a weight. The HAs in a stage are connected in a butterfly form so as to accumulate the carry bits and the sum bits of the upper stage separately. In other words, both inputs of a HA in a stage, except the first stage, are either carry bits or sum bits computed in the upper stage. This connection method leads to a property that if an output bit of a HA is set, the number of 1's among the bits in the paths reaching the HA is equal to the weight of the output bit.

B. GENERAL STRUCTURE OF BWA

In above figure 2 for example, if the carry bit of the gray-colored HA is set, the number of 1's among the associated input bits, i.e., A, B, C, and D, is 2. At the last stage of above figure the number of 1's among the input bits, d, can be d = 8I + 4(J + K + M) + 2(L + N + O) + P



FIGURE 2 Proposed data path design

Since what we need is not the precise Hamming distance but the range it belongs to, it is possible to simplify the circuit. When rmax = 1, for example, two or more than two 1's among the input bits can be regarded as the same case that falls in the fourth range. In that case, we can replace several HAs with a simple OR-gate tree as shown below. This is an advantage over the SA that resorts to the compulsory saturation. Each XOR stage generates the bitwise difference vector for either data bits or parity bits, and the following processing elements count the number of 1's in the vector, i.e., the Hamming distance. Each BWA at the first level is in the revised form shown in figure above, and generates an output from the OR-gate tree and several weight bits from the HA trees. In the interconnection, such outputs are fed into their associated processing elements at the second level



FIGURE 3 Revised structure with OR-gate tree



(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 12, December 2016

The output of the OR-gate tree is connected to the subsequent OR-gate tree at the second level, and the remaining weight bits are connected to the second level BWAs according to their weights. More precisely, the bits of weight ware connected to the BWA responsible for w-weight inputs. Each BWA at the second level is associated with a weight of a power of two that is less than or equal to Pmax, where Pmax is the largest power. As the weight bits associated with the fourth range are all ORed in the revised BWAs, there is no need to deal with the powers of two that are larger than Pmax.

C. GENERAL EXPRESSION FOR THE COMPLEXITY AND THE LATENCY

The complexity as well as the latency of combinational circuits heavily depends on the algorithm employed. In addition, as the complexity and the latency are usually conflicting with each other, it is unfortunately hard to derive an analytical and fully deterministic equation that shows the relationship between the number of gates and the latency for the proposed architecture and also for the conventional SA-based architecture.

To circumvent the difficulty in analytical derivation, we present instead an expression that can be used to estimate the complexity and the latency by employing some variables for the nondeterministic parts. The complexity of the proposed architecture, C, can be expressed as

$$C = C_{\text{XOR}} + C_{\text{ENC}} + C_{\text{BWA}}(k) + C_{\text{BWA}}(n-k) + C_{\text{2nd}} + C_{\text{DU}}$$
$$\leq n + C_{\text{ENC}} + 2C_{\text{BWA}}(n) + C_{\text{DU}}$$

where C_{XOR} , C_{ENC} , C_{2nd} , C_{DU} , and $C_{BWA}(n)$ are the complexities of XORbanks, an encoder, the second level circuits, the decision unit, and a BWA forninputs, respectively. Using the recurrence relation,

 $C_{BWA}(n)$ can be calculated as

$$C_{BWA}(n) = C_{BWA}(\lfloor n/2 \rfloor) + C_{BWA}(\lceil n/2 \rceil) + 2 \lfloor n/2 \rfloor$$

The latency of the proposed architecture, L, can be expressed as

$$L \leq \max \left[L_{\text{XOR}} + L_{\text{BWA}}(k), L_{\text{ENC}} + L_{\text{XOR}} + L_{\text{BWA}}(n-k) \right] \\ + L_{2nd} + L_{DU} \\ \leq \max \left(1 + \left\lceil \log_2 k \right\rceil, L_{\text{ENC}} + 1 + \left\lceil \log_2(n-k) \right\rceil \right) \\ + \left\lceil \log_2 n \right\rceil + L_{DU}$$

where L_{XOR} , L_{ENC} , L_{2nd} , L_{DU} , and $L_{BWA}(n)$ are the latencies of an XORbank, an encoder, the second level circuits, the decision unit, and a BWA forninputs, respectively. Note that the latencies of the OR-gate tree and BWAs for $x \leq n$ inputs at the second level are all bounded by $[log_2 n]$. As one of BWAs at the first level finishes earlier than the other, some components at the second level may start earlier. Similarly, some BWAs or theOR-gate tree at the second level may provide their output earlier to the decision unit so that the unit can begin its operation without waiting for all of its inputs. In such cases, L_{2nd} and L_{DU} can be partially hidden by the critical path of the preceding circuits, and becomes shorter than the given expression.

D. DECISION UNIT

Taking the outputs of the preceding circuits (BWA), the decision unit finally determines the incoming tag matches the retrieved codeword by considering the four ranges of the Hamming distance.



(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 12, December 2016

TABLE I

TRUTH TABLE OF THE DECISION UNIT FOR A (8, 4) CODE

Q OR R OR S	т	U	V	Decision
	0	0	x	Match
	0	1	x	Fault
0	1	0	0	Fault
	1	0	1	Mismatch
	1	1	x	Mismatch
1	x	x	x	Mismatch

The decision unit is infact a combinational logic of which functionality is specified by a truth table that takes the outputs of the preceding circuits as inputs. For the (8, 4) code that the corresponding first and second level circuits are given above, the truth table for the decision unit is described in Table I. Since U and V cannot be set simultaneously.

700 200
1111 111
0101010)

IV. RESULTS

Figure 4 Simulation result of BWA



(An ISO 3297: 2007 Certified Organization)

Vol. 5, Issue 12, December 2016

				3.000000 us
Name	Value	0 us	1us	2 us
🕨 🃑 RT[31:0]	11111111	111	111111111100000000000000000000000000000	111
🕨 📑 П[31:0]	11111111	111	111111111100000000000000000000000000000	111
🖓 clk	1			
😰 rst	0			
et[31:0]	00010111	000000000000000000000000000000000000000	0001011111110	000000000000000111
Match	0			
🕨 🃷 k[31:0]	11111111	C111	111111111100000000000000000000000000000	111
▶ 📷 K[31:0]	00000011	000	000011111100000000000000000000000000000	111
▶ 🃷 X[31:0]	11111100	C 111	111000000000000000000000000000000000000	000
▶ 📷 Y[4:0]	11101	00(11111	X	11101
parity[4:0	00010	00000	X	00010
Parity[4:0	11111		11111	
		X1: 3.000000 us		

Figure 5 Simulation result of Data match

		1.691145 us
Name	Value	0 us 1 us 2 us
▶ 📑 RT[31:0]	10010101	100101010101011111111111111111111
П[31:0]	00000000	000000000111111111111111100000000
L clk	0	
1 rst	0	
▶ 📑 out[31:0]	00101100	000000000000000000000000000000000000000
1 Match	0	
▶ 📑 k[31:0]	00000000	000000000011111111111111111111111111111
▶ ■ K[31:0]	00000001	00000001010101111111111111111111
▶ 1 X[31:0]	00000001	00000001010010000000000000011111111
▶ ■ Y[4:0]	10111	10010 XX 10111
▶ 📷 parity[4:0	00101	00000 00101
Parity[4:0]	10010	10010
		X1: 1.691145 us

Figure6 Simulation result of Data mismatch



(An ISO 3297: 2007 Certified Organization)

*	Msgs	
	010101010101010101001	0 10 10 10 10 10 10 10 10 10 10 10 11 11
😐 👍 /Top/IT	0101010101010101001	0101010101010101001001010111111
👍 /Top/dk	St1	
🧔 /Top/rst	St0	
	010101010101010101001	010101010101010101010101010111111
III	0000000101010101001	0000000 10 10 10 10 10 10 10 10 10 11 11
🕀 🔷 /Top/out	0010100101010101001	00
. ≖- ∲ /Top/X	0101010000000000000000	010101000000000000000000000000000000000
	00110	01 01010 00 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01
H- /Top/parity	01100	00 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100 100
	01010	01010
/Top/Match	St0	
A Row	2200 ps	ps 500 ps 1000 ps 1500 ps
🚖 🖉 🕴 Cursor 1	800 ps	800 ps
X.	A	

Vol. 5, Issue 12, December 2016

Figure 7 Simulation result of proposed method

V. CONCLUSION

To reduce the latency and hardware complexity, a new architecture has been presented for matching the data protected with an ECC. The proposed architecture examines whether the incoming data matches the stored data if a certain number of erroneous bits are corrected. To reduce the latency, the comparison of the data is parallelized with the encoding process that generates the parity information. The parallel operations are enabled based on the fact that the systematic codeword has separate fields for the data and parity. In addition, an efficient processing architecture has been presented to further minimize the latency and complexity. As the proposed architecture is effective in reducing the latency as well as the complexity considerably, it can be regarded as a promising solution for the comparison of ECC-protected data. Though this brief focuses only on the tag match of a cache memory, the proposed method is applicable to diverse applications that need such comparison.

REFERENCES

[2] J. D. Warnock, Y.-H. Chan, S. M. Carey, H. Wen, P. J. Meaney, G. Gerwig, H. H. Smith, Y. H. Chan, J. Davis, P. Bunce, A. Pelella, D. Rodko, P.Patel, T.Strach, D.Malone, F.Malgioglio, J.Neves, D.L.Rude, and W.V. Huott "Circuit and physical design implementation of the microprocessor chip for the z Enterprise system," IEEE J. Solid-State Circuits, vol. 47, no. 1, pp. 151–163, Jan. 2012.

^[1] J. Chang, M. Huang, J. Shoemaker, J. Benoit, S.-L. Chen, W. Chen, S. Chiu, R. Ganesan, G. Leong, V. Lukka, S. Rusu, and D. Srivastava, "The 65-nm 16-MB shared on-die L3 cache for the dual-core Intel xeon processor 7100 series," IEEE J. Solid-State Circuits, vol. 42, no. 4, pp. 846–852, Apr. 2007.

^[3] H. Ando, Y. Yoshida, A. Inoue, I. Sugiyama, T. Asakawa, K. Morita, T. Muta, and T. Motokurumada, S. Okada, H. Yamashita, and Y. Satsukawa, "A 1.3 GHz fifth generation SPARC64 microprocessor, inIEEE ISSCC. Dig. Tech. Papers, Feb. 2003, pp. 246–247.

^[4] M. Tremblay and S. Chaudhry, "A third-generation 65nm 16-core 32-thread plus 32-scout-thread CMT SPARC processor," inISSCC. Dig.Tech. Papers, Feb. 2008, pp. 82–83.

^[5] W. Wu, D. Somasekhar, and S.-L. Lu, "Direct compare of information coded with error-correcting codes," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 11, pp. 2147–2151, Nov. 2012.

^[6] S. Lin and D. J. Costello, Error Control Coding: Fundamentals and Applications, 2nd ed. Englewood Cliffs, NJ, USA: Prentice-Hall, 2004.

^[7] Y. Lee, H. Yoo, and I.-C. Park, "6.4Gb/s multi-threaded BCH encoder and decoder for multi-channel SSD controllers," in ISSCC Dig. Tech.Papers, 2012, pp. 426–427.